

# **PISO-725** Series Board

## **User Manual**

8-channel Isolation Digital Input & 8-channel Relay Output Boards Version 1.7, Dec. 2018

#### **SUPPORT**

This manual relates to the following boards: PISO-725 and PISO-725U

#### WARRANTY

All products manufactured by ICP DAS are warranted against defective materials for a period of one year from the date of delivery to the original purchaser.

#### WARNING

ICP DAS assumes no liability for damages consequent to the use of this product. ICP DAS reserves the right to change this manual at any time without notice. The information furnished by ICP DAS is believed to be accurate and reliable. However, no responsibility is assumed by ICP DAS for its use, nor for any infringements of patents or other rights of third parties resulting from its use.

#### **COPYRIGHT**

Copyright © 2018 by ICP DAS. All rights are reserved.

#### TRADEMARKS

Names are used for identification purposes only and may be registered trademarks of their respective companies.

#### **CONTACT US**

If you have any question, feel to contact us by email at: Email: <u>service@icpdas.com</u> or <u>service.icpdas@gmail.com</u> We will respond to you within 2 working days.



### TABLE OF CONTENTS

PA	CKING LI	IST	4
1.	INTR	ODUCTION	5
	1 1	FEATURES	~
	1.1		5
	1.2	APPLICATIONS	2
2.	HAR	DWARE CONFIGURATION	7
	2.1	SPECIFICATIONS	7
	2.2	BOARD LAYOUT	8
	2.3	Card ID Switch (SW1)	C
	2.4	I/O OPERATION	1
	2.4.1	Digital Input (JA/JB)1	1
	2.4.2	Digital Output Architecture	4
	2.5	RETAIN OR CLEAR THE DO STATE (JP2)	5
	2.6	GROUND ISOLATION PROTECTION (JP3)	5
	2.7	INTERRUPT OPERATION	5
	2.7.1	Interrupt Block Diagram1	7
	2.7.2	INT_CHAN_0	8
	2.7.3	INT_CHAN_1	9
	2.7.4	INT_CHAN_2 to INT_CHAN_7	0
	2.7.5	Initial_high, Active_low Interrupt Source2	1
	2.7.6	Initial_low, Active_high Interrupt Source2.	2
	2.7.7	Multiple Interrupt Source 1	3
	2.7.8	Multiple Interrupt Source 2	4
	2.8	PIN ASSIGNMENTS	5
3.	HAR	DWARE INSTALLATION	6
^	SOFT	14/A DE INISTA I I ATIONI 22	•
4.	SOFI	WARE INSTALLATION	J
	4.1	OBTAINING/INSTALLING THE DRIVER INSTALLER PACKAGE	)
	4.2	PNP DRIVER INSTALLATION	3
	4.3	VERIFYING THE INSTALLATION	5
	4.3.1	Accessing Windows Device Manager	5
	4.3.2	Check the Installation	8
5.	BOAF	RD TESTING	9
	5 1	SELE-TEST WIRING	9
		User Manual Ver 1.7 Sep 2019 DMH 0000 17 Dage:	- - -
		User Manual, Ver. 1.7, Sep. 2018, PMH-0000-17 Page.	2

#### 8-ch Isolation Digital Input & 8-ch Relay Output Boards

	5.2	LAUNCH THE TEST PROGRAM		
6.	I/O C	CONTROL REGISTER	43	
	•			
	6.1	How to Find the I/O Address		
	6.1.1	1 PIO_DriverInit		
	6.1.2	2 PIO_GetConfigAddressSpace		
	6.1.3	3 Show_PIO_PISO		
	6.2	The Assignment of I/O Address		
	6.3	THE I/O ADDRESS MAP		
	6.3.1	1 RESET\ Control Register		
	6.3.2	2 AUX Control Register		
	6.3.3	3 AUX Data Register		
	6.3.4	4 INT Mask Control Register		
	6.3.5	5 AUX Status Register		
	6.3.6	5 Interrupt Polarity Control Register		
	6.3.7	7 I/O Data Register		
	6.3.8	3 Read Card ID		
7.	DEM	IO PROGRAM	56	
A	APPENDIX: DAUGHTER BOARD			
	A1. D	DB-37		
	A2. D	A2. DN-37		

## **Packing List**

The shipping package includes the following items:

	One PISO-725 Series board
	One printed Quick Start Guide
and a start	One CA-4002 D-Sub Connect

#### Note:

If any of these items is missing or damaged, contact the dealer from whom you purchased the product. Save the shipping materials and carton in case you need to ship or store the product in the future.

## 1. Introduction

The PISO-725U card is the new generation product that ICP DAS provides to meet RoHS compliance requirement and is designed as completely compatible with the PISO-725. Users can replace the PISO-725 by the PISO-725U directly without software/driver modification.

The PISO-725U universal PCI card supports 3.3 V/5 V PCI bus while the PISO-725 supports 5 V PCI bus. These cards contain 8 electromechanical Relay Output channels and 8 isolated or non-isolated Digital Input channels. The DI channels can be set to either isolated or non-isolated via a hardware jumper, and each channel will generate an interrupt signal if the state is changed, which is very useful when monitoring for contact closures/openings as it is not necessary to continuously poll the inputs. The isolated DI channels use a short optical transmission path to transfer an electronic signal between elements of a circuit and keep them electrically isolated. With 3750 Vrms isolation protection, the DI channels allow the input signals to be completely floated so as to prevent ground loops and isolate the host computer from damaging voltages. The Relay Output channels are used where it is necessary to control a circuit using a low-power signal, with complete electrical isolation between the control and controlled circuits, or where several circuits must be controlled by one signal. All relays are de-energized (switched off) during power-on, and support ON/OFF status read back. The PISO-725U/725 can be used in a variety of applications, including contact closure, external voltage sensing, load sensing and I/O control, etc.

The PISO-725U also adds a Card ID switch on-board. Users can set Card ID and then recognizes the board by the ID via software when using two or more cards in one computer.

These cards supports various OS versions, such as Linux, DOS and 32/64-bit Windows 10/8/7/XP. DLL and Active X control together with various language sample programs based on Turbo C++, Borland C++, Microsoft C++, Visual C++, Borland Delphi, Borland C++ Builder, Visual Basic, C#.NET, Visual Basic.NET and LabVIEW are provided in order to help users quickly and easily develop their own applications.

## **1.1 Features**

- Supports the +5 V PCI bus for PISO-725
- Supports the +3.3 V/+5 V PCI bus for PISO-725U
- Card ID function (SMD Switch) for 725U
- 8 optically-isolated Digital Input channels
  - Jumper selectable isolated or non-isolated Digital Inputs
  - State-changed Interrupt for all Digital Inputs
  - 3750 Vrms Photo-isolation Protection
- 8 Electromechanical Relay Output channels
  - Supports Relay Output status Readback
  - Onboard Relay Output status Led Indicates
- Supports Plug & Play to obtain I/O resources
- No more manually setting of I/O address and IRQ

## **1.2 Applications**

- Factory automation
- Laboratory automation
- Communication switching
- Product testing

## 2. Hardware Configuration

## **2.1 Specifications**

Model Name	PISO-725	PISO-725U				
Digital Input						
Isolation Voltage	3750 Vrms (Using external power)					
Channels	8					
Compatibility	Photo coupler isolated					
Input Voltago	Logic 0: 0 ~ 1 V					
	Logic 1: 9 ~ 24 V					
Input Impedance	1.2 ΚΩ, 1 W					
Response Speed	4 kHz (Typical)					
Relay Output						
Channels	8					
Relay Type	Form C					
Contact Dating	AC: 0.3 A/120 V					
	DC: 1 A/30 V					
Operating Time	5 ms(Typical)					
Release Time	10 ms(Typical)					
Life	Mechanical: 100,000 ops. (30 V/1 A)					
General						
Bus Type	5 V PCI, 32-bit, 33 MHz	3.3 V/5 V Universal PCI, 32-bit 33 MHz				
Data Bus	8-bit					
Card ID	No Yes (4-bit)					
I/O Connector Female DB37 x 1						
Dimensions (L x W x D)	D) 150 mm x 110 mm x 22 mm					
Power Consumption	300 mA @ +5 V					
Operating Temperature	0 ~ 60 °C					
Storage Temperature -20 ~ 70 °C						
Humidity	5 ~ 85% RH, non-condensing					

### 2.2 Board Layout

> The following is an overview of the board layout for each of the PISO-725.



NO.	Name	Description	
0	CN1	8-ch Relay Output and 8-ch Digital Input, refer to Section 2.8 "Pin	
		Assignments" for more details.	
0	JA1 ~ JA8	Select the isolated or non-isolated Digital Input (Port A), refer to	
		Section 2.4.1 "Digital Input (JA/JB)" for more details.	
€	JB1 ~ JB8	Select the isolated or non-isolated Digital Input (Port B), refer to	
		Section 2.4.1 "Digital Input (JA/JB)" for more details.	
4	LED1 ~ LED8	LED indicator output state	



The following is an overview of the board layout for each of the PISO-725U.

NO.	Name	Description
0	CON1	8-ch Relay Output and 8-ch Digital Input, refer to Section 2.8 "Pin Assignments"
		for more details.
2	SW1	Card ID Switch, refer to Section 2.3 "Card ID Switch (SW1)" for more details.
€	JA1 ~ JA8	Select the isolated or non-isolated Digital Input (Port A), refer to Section 2.4.1
		<u>"Digital Input (JA/JB)"</u> for more details.
4	JB1 ~ JB8	Select the isolated or non-isolated Digital Input (Port B), refer to Section 2.4.1
		<u>"Digital Input (JA/JB)"</u> for more details.
6	LED1 ~ LED8	LED indicator output state
6	JP2	Keep or clear the DO stare when system soft-reboot, refer to Section 2.5 "Retain
		or Clear the DO State (JP2)" for more details.
0	JP3	Select the isolated or non-isolated GND, refer to Section 2.6 "Ground Isolation
		Protection (JP3)" for more details.

## 2.3 Card ID Switch (SW1)

The PISO-725U includes an onboard Card ID switch (SW1) that enables the board to be recognized via software if two or more boards are installed in the same computer. **The default Card ID is 0x0**. For more details regarding the SW1 Card ID settings, refer to the table below.

$\square$	S	W1		
0 OI	ID 1	ID 2	ID 3	



(Default Settings)

#### (\*) Default Settings; OFF $\rightarrow$ 1; ON $\rightarrow$ 0

Card ID (Hex)	1 ID0	2 ID1	3 ID2	4 ID3
<b>(*)</b> 0x0	ON	ON	ON	ON
0x1	OFF	ON	ON	ON
0x2	ON	OFF	ON	ON
0x3	OFF	OFF	ON	ON
0x4	ON	ON	OFF	ON
0x5	OFF	ON	OFF	ON
0x6	ON	OFF	OFF	ON
0x7	OFF	OFF	OFF	ON
0x8	ON	ON	ON	OFF
0x9	OFF	ON	ON	OFF
0xA	ON	OFF	ON	OFF
0xB	OFF	OFF	ON	OFF
0xC	ON	ON	OFF	OFF
0xD	OFF	ON	OFF	OFF
OxE	ON	OFF	OFF	OFF
0xF	OFF	OFF	OFF	OFF

## 2.4 I/O Operation

### 2.4.1 Digital Input (JA/JB)

The PISO-725 Series provides 8-channel of Digital Input. The jumpers JA and JB are used to configure the Digital Input type as either isolated or non-isolated. The following illustrates the jumper positions used to select the Digital Input type:

Isolated Digital Input (Default Setting)	Non-isolated Digital Input	
JA JB	JA JB	
1 2	1 2	
3 4	3 4	
3 4	3 4	
The isolated input voltage range is from	The non-isolated input voltage range is	
+9 V to +24 V	+5V/TTL compatible	

The shown below provides an overview of the mapping for each Digital Input channel and the corresponding jumper position:

Channel	Signal Name	Jumper
DIO	(DIAO, DIBO)	JA1 & JB1
DI1	(DIA1, DIB1)	JA2 & JB2
DI2	(DIA2, DIB2)	JA3 & JB3
DI3	(DIA3, DIB3)	JA4 & JB4
DI4	(DIA4, DIB4)	JA5 & JB5
DI5	(DIA5, DIB5)	JA6 & JB6
DI6	(DIA6, DIB6)	JA7 & JB7
DI7	(DIA7, DIB7)	JA8 & JB8

> The block diagram of JA, JB and digital input circuit:



### **Isolated Digital Input**

If **Isolated Digital Input** are to be used, ensure that the **Isolated Digital Input** is activated by connecting pins 1 and 2 of the corresponding JA and JB jumpers, as following:



> The block diagram of isolated input are given as following:



- The features of isolated input are given as following:
- Photo-coupler for isolated input: PC-357
- Input\_high voltage for isolated input: 3.5 ~ 30 V
- Input\_low voltage for isolated input: 0 ~ 1 V
- Input impedance for isolated input: 3 k, 1/2 W
- Isolation voltage for isolated input: 3750 V
- Response time for isolated input: 20 μs

#### > The (**DIA and DIB**) is used as a **differential input (In+, In-)** as following:

Channel	Signal Name	Pin Assignment	Jumper
(0+, 0-)	(DIA0, DIB0)	(12, 30)	JA1 & JB1
(1+, 1-)	(DIA1, DIB1)	(13, 31)	JA2 & JB2
(2+, 2-)	(DIA2, DIB2)	(14, 32)	JA3 & JB3
(3+, 3-)	(DIA3, DIB3)	(15, 33)	JA4 & JB4
(4+, 4-)	(DIA4, DIB4)	(16, 34)	JA5 & JB5
(5+, 5-)	(DIA5, DIB5)	(17, 35)	JA6 & JB6
(6+, 6-)	(DIA6, DIB6)	(18, 36)	JA7 & JB7
(7+, 7-)	(DIA7, DIB7)	(19, 37)	JA8 & JB8

NOTE: If all input pins are floating, all DI channel will be equal to 1.

### **Non-isolated Digital Input**

If **Non-isolated Digital Input** are to be used, ensure that the **Non-isolated Digital Input** is activated by connecting pins 3 and 4 of the corresponding JA and JB jumpers, as following:



> The block diagram of non-isolated input are given as following:



> All **DIB** are connected to **GND**. All **DIA** are used as a **single-ended input** as following:

Channel	Signal Name	Pin Assignment	Jumper
0+	DIA0	12	JA1 & JB1
1+	DIA1	13	JA2 & JB2
2+	DIA2	14	JA3 & JB3
3+	DIA3	15	JA4 & JB4
4+	DIA4	16	JA5 & JB5
5+	DIA5	17	JA6 & JB6
6+	DIA6	18	JA7 & JB7
7+	DIA7	19	JA8 & JB8
GND	DIB0 to DIB7	30 to 37	All DB0-7 = GND

NOTE: If all input pins are floating, all DI channel will be equal to 1.

### 2.4.2 Digital Output Architecture

When the PC is power-up, all states of output relay are **"open"**. The enable or disable of output operation is controlled by the RESET\ signal. Refer to <u>Section 6.3.1 "RESET\ Control Register"</u> for more information about RESET\ signal.

- The RESET\ is in Low-state  $\rightarrow$  all output operation are disable
- The RESET\ is in High-state  $\rightarrow$  all output operation are enable



> The block diagram of isolated output is given as following:

- The relay of PISO-725 Series is 2-Form-C type as following: One Form-C for user's external device:
  - **COM:** common input of relay
  - NO: Normally Open Output (this pin will OPEN from COM after power-up)
  - NC: Normally Closed Output (this pin will CLOSE to COM after power-up)

The other Form-C for read back, refer to <u>Section 6.3.7 "I/O Data Register"</u> for more information.

## 2.5 Retain or Clear the DO State (JP2)

#### Note: Jumper JP2 is only available on the PISO-725U model.

The Jumper JP2 is used to specify whether the DO state is retained or cleared when the system performs a soft-reboot. When Pins 1 and 2 on Jumper JP2 are connected, which is the default position, the PISO-725U module will retain the DO state when the system reboots. However, if Pins 2 and 3 are connected, the DO state will be cleared after the system reboots. The figure below illustrates the jumper positions used to select whether the DO state will be retained or cleared when performing a soft-reboot.

Retains the DO state during a soft-reboot (Default Position)	Clears the DO state during a soft-reboot
JP2 1 2 3	JP2

## 2.6 Ground Isolation Protection (JP3)

#### Note: Jumper JP3 is only available on the PISO-725U model.

Jumper JP3 is used to specify whether the Ground (GND) protection is configured as isolated or non-isolated. GND isolation protection can be enabled by connecting Pins 1 and 2 on Jumper JP3, which is the default position. However, Pins 2 and 3 on Jumper JP3 should be connected if GND is to be set to non-isolated. The figure below illustrates the jumper positions used to select the GND isolation type.



User Manual, Ver. 1.7, Sep. 2018, PMH-0000-17 Page: 15

## **2.7 Interrupt Operation**

There are 8 interrupt sources in PISO-725 Series. These 8 signals are named as INT\_CHAN\_0, INT\_CHAN\_1, ......, and INT\_CHAN\_7 as following:

INT\_CHAN\_0: (DIA0, DIB0) INT\_CHAN\_1: (DIA1, DIB1) INT\_CHAN\_2: (DIA2, DIB2) INT\_CHAN\_3: (DIA3, DIB3) INT\_CHAN\_4: (DIA4, DIB4) INT\_CHAN\_5: (DIA5, DIB5) INT\_CHAN\_5: (DIA6, DIB6) INT\_CHAN\_7: (DIA7, DIB7)

If only one interrupt signal source is used, the interrupt service routine does not have to identify the interrupt source. Refer to <u>DEMO3.C</u> and <u>DEMO4.C</u> for more information.

If there are more than one interrupt source, the interrupt service routine has to identify and service all active signals as following: (refer to <u>DEMO5.C</u> and <u>DEMO6.C</u>)

- 1. Read the new status of all interrupt signal sources (refer to <u>Section 6.3.5 "Aux Status</u> <u>Register"</u>)
- 2. Compare the new status with the old status to identify the active signals
- 3. If INT\_CHAN\_0 is active, service it
- 4. If INT\_CHAN\_1 is active, service it
- 5. If INT\_CHAN\_2 is active, service it
- 6. If INT\_CHAN\_3 is active, service it
- 7. If INT\_CHAN\_4 is active, service it
- 8. If INT\_CHAN\_5 is active, service it
- 9. If INT\_CHAN\_6 is active, service it
- 10. If INT\_CHAN\_7 is active, service it
- 11. Update interrupt status

#### Note:

If the interrupt signal is too short, the new status may be as same as old status. In that condition the interrupt service routine can not identify which interrupt source is active. So the interrupt signal must be hold\_active long enough until the interrupt service routine is executed. This hold\_time is different for different O.S. The hold\_time can be as short as micro-second or as long as second. In general, 20ms is enough for all O.S.

### 2.7.1 Interrupt Block Diagram



The interrupt output signal of PISO-725 Series, **INT\ is level-trigger & Active\_Low.** If the INT\ generate a low-pulse, the PISO-725 Series will interrupt the PC once a time. If the INT\ is fixed in low level, the PISO-725 Series will interrupt the PC continuously. So the INT\_CHAN\_0/1/2/3/4/5/6/7 must be controlled in a **pulse\_type** signals. **They must be fixed in low level state normally and generated a high\_pulse to interrupt the PC**.

The priority of INT\_CHAN\_0/1/2/3/4/5/6/7 is the same. If all these 8 signals are active at the same time, then INT\ will be active only once a time. So the interrupt service routine has to read the status of all interrupt channels for multi-channel interrupt. Refer to DOS <u>DEMO5.C</u> and <u>DEMO6.C</u> programs for more information.

<u>DEMO5.C</u> → for 2-channel interrupt source <u>DEMO6.C</u> → for 8-channel interrupt source

If only one interrupt source is used, the interrupt service routine doesn't have to read the status of interrupt source. The DOS <u>DEMO3.C</u> and <u>DEMO4.C</u> programs are designed for single-channel interrupt demo.

<u>DEMO3.C</u> and <u>DEMO4.C</u> → for INT\_CHAN\_0 only

### 2.7.2 INT\_CHAN\_0



The INT\_CHAN\_0 must be fixed in low level state normally and generated a high\_pulse to interrupt the PC.

The ENO can be used to enable/disable the INT\_CHAN\_0 as following: (refer to <u>Section 6.3.4 "INT</u> <u>Mast Control Register</u>")

EN0=0  $\rightarrow$ INT\_CHAN\_0=disable

EN0=1  $\rightarrow$ INT\_CHAN\_0=enable

The INVO can be used to invert/non-invert the DIO as following: (Refer to Section 6.3.6 "Interrupt

Polarity Control Register")

- INV0=0  $\rightarrow$  INT\_CHAN\_0=invert state of DI0
- INV0=1  $\rightarrow$  INT\_CHAN\_0=non-invert state of DI0

Refer to DOS demo program for more information as following:

- <u>**DEMO3.C</u>**  $\rightarrow$  for INT\_CHAN\_0 (initial high)</u>
- <u>DEMO4.C</u>  $\rightarrow$  for INT\_CHAN\_0 (initial low)
- <u>DEMO5.C</u>  $\rightarrow$  for 2-channel interrupt source
- <u>**DEMO6.C**</u>  $\rightarrow$  for 8-channel interrupt source

### 2.7.3 INT\_CHAN\_1



The INT\_CHAN\_1 must be fixed in low level state normally and generated a high\_pulse to interrupt the PC.

The EN1 can be used to enable/disable the INT\_CHAN\_1 as following: (refer to <u>Section 6.3.4 "INT</u> <u>Mast Control Register"</u>)  $EN1=0 \rightarrow INT_CHAN_1=disable$  $EN1=1 \rightarrow INT_CHAN_1=enable$ 

The INV1 can be used to invert/non-invert the DI1 as following: (Refer to <u>Section 6.3.6 "Interrupt</u> <u>Polarity Control Register"</u>)  $INV1=0 \rightarrow INT_CHAN_1=invert state of DI1$  $INV1=1 \rightarrow INT_CHAN_1=non-invert state of DI1$ 

Refer to DOS demo program for more information as following:

- <u>DEMO3.C</u>  $\rightarrow$  for INT\_CHAN\_0 (initial high)
- <u>DEMO4.C</u>  $\rightarrow$  for INT\_CHAN\_0 (initial low)
- <u>DEMO5.C</u>  $\rightarrow$  for 2-channel interrupt source
- <u>DEMO6.C</u>  $\rightarrow$  for 8-channel interrupt source

### 2.7.4 INT\_CHAN\_2 to INT\_CHAN\_7



The INT\_CHAN\_2/3/4/5/6/7 must be fixed in low level state normally and generated a high\_pulse to interrupt the PC.

The EN2 to EN7 can be used to enable/disable the INT\_CHAN\_2 to INT\_CHAN\_7 as following: (refer to <u>Section 6.3.4 "INT Mask Control Register"</u>) EN2 to EN7=0→INT\_CHAN\_2 to INT\_CHAN\_7=disable

EN2 to EN7=1 $\rightarrow$ INT\_CHAN\_2 to INT\_CHAN\_7=enable

```
The INV2 to INV7 can be used to invert/non-invert the DI2 to DI7 as following: (Refer to <u>Section</u>
<u>6.3.6 "Interrupt Polarity Control Register"</u>)
INV2 to INV7=0\rightarrowINT_CHAN_2 to INT_CHAN_7=invert state of DI2 to DI7
INV2 to INV7=1\rightarrowINT_CHAN_2 to INT_CHAN_7=non-invert state of DI2 to DI7
```

Refer to DOS demo program for more information as following:

- <u>DEMO3.C</u>  $\rightarrow$  for INT\_CHAN\_0 (initial high)
- <u>DEMO4.C</u>  $\rightarrow$  for INT\_CHAN\_0 (initial low)
- <u>DEMO5.C</u>  $\rightarrow$  for 2-channel interrupt source
- <u>DEMO6.C</u>  $\rightarrow$  for 8-channel interrupt source

### 2.7.5 Initial\_high, Active\_low Interrupt Source

If the DIO is an initial\_high, active\_low signal, the interrupt service routine should use INVO to invert/non-invert the DIO for high\_pulse generation as following: (Refer to DOS<u>DEMO3.C</u> program\_ and the DI1/2/3/4/5/6/7 are similar.)

```
Initial setting:
```

```
* /
now_int_state=1;
                            /* initial state for DIO
outportb(wBase+0x2a,0);
                            /* select the inverted DI0 */
void interrupt irq_service()
if (now_int_state==1)
                            /* now DIO is changed to LOW
                                                                   */(a)
                            /* --> INT CHAN 0=!DI0=HIGH now
                                                                   */
                            /* find a LOW_pulse (DI0)
                                                                   */
   COUNT_L++;
   If((inport(wBase+7)&1)==0)/* the DIO is still fixed in LOW
                                                                  */
                                                                  */
                            /* \rightarrow need to generate a high_pulse
     outportb(wBase+0x2a,1);/* INV0 select the non-inverted input */(b)
                            /* INT_CHAN_0=DI0=LOW -->
                                                                   */
                            /* INT_CHAN_0 generate a high_pulse
                                                                   * /
    now_int_state=0;
                            /* now DI0=LOW
                                                                   * /
   else now int state=1;
                            /* now DI0=HIGH
                                                                   * /
                            /* don't have to generate high_pulse
                                                                   */
else
                            /* now DIO is changed to HIGH
                                                                  */(c)
                            /* --> INT_CHAN_0=DI0=HIGH now
                                                                  */
                            /* find a HIGH_pulse (DI0)
   COUNT_H++;
                                                                  */
   If((inport(wBase+7)&1)==1)/* the DIO is still fixed in HIGH
                                                                  */
                           /* need to generate a high_pulse
                                                                  */
                                                                  */(d)
     outportb(wBase+0x2a,0);/* INV0 select the inverted input
                           /* INT_CHAN_0=!DI0=LOW -->
                                                                   */
                            /* INT_CHAN_0 generate a high_pulse
                                                                  */
                            /* now DI0=HIGH
                                                                   * /
    now_int_state=1;
   * /
                            /* don't have to generate high pulse
                                                                  * /
if (wIrq>=8) outportb(A2_8259,0x20);
outportb(A1_8259,0x20);
                            (b)
                                                        (d)
                       (a)
                                                    (c)
       DIO
```



User Manual, Ver. 1.7, Sep. 2018, PMH-0000-17 Page: 21

### 2.7.6 Initial\_low, Active\_high Interrupt Source

If the DIO is an initial\_low, active\_high signal, the interrupt service routine should use INVO to invert/non-invert the DIO for high\_pulse generation as following: (Refer to DOS <u>DEMO4.C</u> program and the DI1/2/3/4/5/6/7 are similar.)

```
Initial setting:
```

```
now_int_state=0;
                                   /* initial state for DIO
                                                              */
                                 /* select the non-inverted DIO */
outportb(wBase+0x2a,1);
void interrupt irg_service()
if (now_int_state==1)
                           /* now DIO is changed to LOW
                                                                 */(c)
                           /* --> INT_CHAN_0=!DI0=HIGH now
                                                                 */
  COUNT L++;
                           /* find a LOW_pulse (DI0)
                                                                 */
  If((inport(wBase+7)&1)==0)/* the DIO is still fixed in LOW
                                                                 */
                           /* \rightarrow need to generate a high pulse
                                                                 */
    outportb(wBase+0x2a,1);/* INV0 select the non-inverted input */(d)
                           /* INT_CHAN_0=DI0=LOW -->
                                                                 * /
                           /* INT_CHAN_0 generate a high_pulse
                                                                 * /
    now_int_state=0;
                           /* now DI0=LOW
                                                                 * /
                          /* now DI0=HIGH
                                                                 * /
  else now_int_state=1;
                           /* don't have to generate high pulse
                                                                 */
   }
                                                                 */(a)
else
                           /* now DIO is changed to HIGH
                                                                 */
                           /* --> INT_CHAN_0=DI0=HIGH now
                           /* find a High_pulse (DI0)
                                                                 */
  COUNT H++;
                                                                 */
  If((inport(wBase+7)&1)==1)/* the DIO is still fixed in HIGH
                           /* need to generate a high_pulse
                                                                 */
    outportb(wBase+0x2a,0);/* INV0 select the inverted input
                                                                 */(b)
                           /* INT_CHAN_0=!DI0=LOW -->
                                                                 * /
                           /* INT CHAN 0 generate a high pulse
                                                                 */
                                                                 */
    now_int_state=1;
                          /* now DI0=HIGH
   * /
                           /* don't have to generate high_pulse
                                                                 * /
if (wIrq>=8) outportb(A2_8259,0x20);
outportb(A1_8259,0x20);
```



User Manual, Ver. 1.7, Sep. 2018, PMH-0000-17 Page: 22

### 2.7.7 Multiple Interrupt Source 1

Assume: DIO = (DIAO, DIBO) is initial Low, active High

DI1 = (DIA1, DIB1) is initial High, active Low as following:



Refer to DOS <u>DEMO5.C</u> for source program. All these three falling-edge and rising-edge can be detected by <u>DEMO5.C</u>.

#### Note

When the interrupt is active, the user program has to identify the active signals. These signals may be active at the same time. So the interrupt service routine has to service all active signals at the same time.

#### **Initial setting:**

```
now_int_state=0x2; /* Initial state: DIO at low level, DI1 at high level */
                /* non-invert DI0 & invert DI1 */
invert=0x1;
outportb(wBase+0x2a,invert);
void interrupt irq service()
ł
new_int_state=inportb(wBase+7)&0x03; /* read all interrupt state */
*/
if ((int_c&0x1)!=0)
                                  /* INT_CHAN_0 is active
  if ((new_int_state&0x01)!=0) /* now DIO change to high
                                                            */
     CNT H1++;
  else
                                  /* now DIO change to low
                                                            */
     CNT_L1++;
  invert=invert^1;
                                 /* to generate a high pulse */
if ((int_c&0x2)!=0)
                                                            */
  if ((new_int_state&0x02)!=0) /* now DI1 change to high
     CNT H2++;
  else
                                  /* now DI1 change to low
                                                            */
     CNT_L2++;
                                 /* to generate a high pulse */
  invert=invert^2;
  }
now_int_state=new_int_state;
outportb(wBase+0x2a,invert);
if (wIrq>=8) outportb(A2_8259,0x20);
outportb(A1_8259,0x20);
ł
```

### 2.7.8 Multiple Interrupt Source 2

Assume: DI0/2/4/5 are initial Low, active High

DI1/3/6/7 are initial High, active Low

Refer to DOS <u>DEMO6.C</u> program for state-changed interrupt for all 8 digital inputs.

## 2.8 Pin Assignments

The CN1/CON1 is 37 pin of D-type female connector. The following is an overview of the pin assignments for CN1/CON1 connector of the PISO-725/725U.

Pin Assign- ment	Terminal No.			Pin Assign- ment
NO_0	01	•	20	NO 3
COM_0	02	•	21	
NC_0	03	•	21	
NO_1	04	•	22	
COM_1	05	• •	23	
NC_1	06	• •	24	
NO 2	07	. •	25	NO_5
COM 2	08	. •	26	COM_5
NC 2	09		27	NO_6
NO 7	10		28	COM_6
			29	GND
			30	DIB_0
	12		31	DIB_1
			32	DIB_2
DIA_2	14		33	DIB_3
DIA_3	15	•	34	DIB_4
DIA_4	16	•	35	DIB_5
DIA_5	17	•	36	DIB 6
DIA_6	18	•	37	DIB 7
DIA_7	19	•		
CON1				

NOTE:	
1.	
Name	Description
NO	Normal Open
NC	Normal Close
СОМ	Common
DIA	Digital Input (Port A)
DIB	Digital Input (Port B)

2. The DI0 to DI7 can be isolated/non-isolated input based on (JA1-8, JB1-8) setting, refer to <u>Section 2.4.1</u> "Digital Input (JA/JB Jumper)" for more information.

## 3. Hardware Installation

#### Note:

It is recommended that the driver is installed before installing the hardware as the computer may need to be restarted once the driver is installed in certain operating systems, such as Windows 2000 or Windows XP, etc. Installing the driver first helps reduce the time required for installation and restarting the computer.

To install your PISO-725 Series board, follow the procedure described below:

#### Step 1: Install the driver for your board on Host computer.



For detailed information about the driver installation, refer to <u>Chapter 4 "Software</u> <u>Installation".</u>

#### Step 2: Configure the Card ID using the DIP Switch (SW1).



For detailed information about the card ID (SW1), refer to <u>Section 2.3</u> <u>"Card ID Switch (SW1)"</u>.

#### Note:

The PISO-725 board do not support Card ID function, so please skip this step.

# Step 3: Shut down and switch off the power to the computer, and then disconnect the power supply.





Step 4: Remove the cover from the computer.

Step 5: Select a vacant PCI/PCI Express slot.



User Manual, Ver. 1.7, Sep. 2018, PMH-0000-17 Page: 27

#### Step 6: Unscrew and remove the PCI slot cover from the computer case.



Step 8: Carefully insert your board into the PCI slot by gently pushing down on both sides of the board until it slides into the PCI connector.





Step 9: Confirm that the board is correctly inserted in the motherboard, and then secure your board in place using the retaining screw that was removed in Step 6.



Step 10: Replace the covers on the computer.

# Step 11: Re-attach any cables, insert the power cord and then switch on the power to the computer.



Once the computer reboots, follow any message prompts that may be displayed to complete the Plug and Play installation procedure. Refer to <u>Chapter 4 "Software Installation"</u> for more information.

## 4. Software Installation

This chapter provides a detailed description of the process for installing the driver for the PISO-725 Series board as well as how to verify whether your board was properly installed. PISO-725 Series can be used on DOS, Linux and 32/64-bit versions of Windows XP/2003/2008/7/8/10 based systems, and the drivers are fully Plug and Play compliant for easy installation.

## 4.1 Obtaining/Installing the Driver Installer Package

The driver installation package for PISO-725 Series board can be found on the ICP DAS FTP web site. Install the appropriate driver for your operating system. The location and website addresses for the installation package are indicated below.

Operating	32/64-bit Windows XP, 32/64-bit Windows 2003, 32/64-bit Windows 7,
System	32/64-bit Windows 2008, 32/64-bit Windows 8 and 32/64-bit Windows 10
Driver Name	UniDAQ Driver/SDK (unidaq_win_setup_xxxx.exe)
Web site	http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/unidaq/dll/driver/
Installing	To install the UniDAQ driver, follow the procedure described below.
Procedure	<b>Step 1:</b> Double-click the <b>UniDAQ_Win_Setupxxx.exe</b> icon to begin the installation process.

UniDAQ Driver/SDK (It is recommended to install this driver for new user.)

Γ

	<ul> <li>Step 2: When the "Welcome to the ICP DAS UniDAQ Driver Setup Wizard" screen is displayed, click the "<u>Next&gt;</u>" button to start the installation.</li> <li>Step 3: On the "Information" screen, verify that the DAQ board is included in the list of supported devices, then click the "<u>Next&gt;</u>" button.</li> </ul>
	<b>Step 4:</b> On the "Select Destination Location" screen, click the " <u>N</u> ext>" button to install the software in the default folder, C:\ICPDAS\UniDAQ.
Installation	<b>Step 5:</b> On the "Select Components" screen, verify that the DAQ board is in the list of device, and then click the " <u>N</u> ext>" button to continue.
Procedure	Step 6: On the "Select Additional Tasks" screen, click the " <u>N</u> ext>" button to continue.
	Step 7: On the "Download Information" screen, click the " <u>Next&gt;</u> " button to continue.
	<b>Step 8:</b> Once the installation has completed, click <b>"No, I will restart my computer later"</b> , and then click the <b>"<u>F</u>inish"</b> button.
	For more detailed information about how to install the UniDAQ driver, refer to <b>Section</b> <b>2.2 "Install UniDAQ Driver DLL" of the UniDAQ Software Manual</b> , can be downloaded from: <u>http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/unidaq/manual/</u>

PISO-725 Series Classic Driver (Recommended to install this driver for have been used PISO7225 series boards of regular user)

Operating System	Windows 95/98/ME, Windows NT, Windows 2000, 32-bit Windows XP, 32-bit Windows 2003, 32-bit Windows Vista, 32-bit Windows 7 and 32-bit Windows 8
Driver Name	PISO-725 Series Classic Driver
Web site	http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/piso-725/dll_ocx/
Installing Procedure	Please follow the following steps to setup software: Step 1: Double click the PISO-725 Series Classic Driver to setup it. Step 2: When the Setup Wizard screen is displayed, click the <u>Next&gt;</u> button. Step 3: Select the folder where the drivers are to install. The default path is C:\DAQPro\PISO-725. But if you wish to install the drivers to a different location , click the "Browse" button and select the relevant folder and then click the <u>Next&gt;</u> button. Step 4: Click the <u>Install</u> button to continue. Step 5: Select the item "No, I will restart my computer later", press the <u>Finish</u> button. For detailed information about how to install the PISO-25 Classic Driver, refer to the PISO-725 Series Classic Driver DLL Software, can be downloaded from:_ http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/piso-725/manual/

## 4.2 **PnP Driver Installation**

**Step 1:** Correctly shut down and power off your computer and disconnect the power supply, and then install your board into the computer. For detailed information about the hardware installation of PISO-725 Series board, refer to <u>Chapter 3 "Hardware Installation".</u>

**Step 2**: Power on the computer and complete the Plug and Play installation.

Note:

More recent operating systems, such as Windows 7/8/10 will automatically detect the new hardware and install the necessary drivers etc., so Steps 3 to 5 can be skipped.

Step 3: Select "Install the software automatically [Recommended]" and click the "Next>" button.



#### Step 4: Click the "Finish" button.



Step 5: Windows pops up "Found New Hardware" dialog box again.



## 4.3 Verifying the Installation

To verify that the driver was correctly installed, use the Windows **Device Manager** to view and update the device drivers installed on the computer, and to ensure that the hardware is operating correctly. The following is a description of how access the Device Manager in each of the major versions of Windows. Refer to the appropriate description for the specific operating system to verify the installation.

### 4.3.1 Accessing Windows Device Manager

#### Windows 95/98/ME

**Step 1:** Either right-click the **"My Computer"** icon on the desktop and then click **"Properties"**, or open the **"Control Panel"** and double-click the **"System"** icon to open the System Properties dialog box.



Step 2: In the System Properties dialog box, click the "Device Manager" tab.

#### Windows 2000/XP

- Step 1: Click the "Start" button and then point to "Settings" and click "Control Panel". Double-click the "System" icon to open the "System Properties" dialog box.
- **Step 2:** Click the "Hardware" tab and then click the "<u>Device Manager</u>" button.



#### Windows Server 2003

**Step 1:** Click the **"Start"** button and point to **"Administrative Tools"**, and then click the **"Computer Management"** option.

Step 2: Expand the "System Tools" item in the console tree, and then click "Device Manager".



#### Windows 7/10

Step 1: Click the "Start" button, and then click "Control Panel".
Step 2: Click "System and Maintenance", and then click "Device Manager".

Alternatively, **Step 1:** Click the **"Start"** button. **Step 2:** In the **Search field**, type **Device Manager** and then press Enter.

	ontrol Panel (3)
	low devices and printers
	📇 Update device drivers
۶	See more results
	device manager × Shut down +
-	

#### Note:

Administrator privileges are required for this operation. If you are prompted for an administrator password or confirmation, enter the password or provide confirmation by clicking the **"Yes"** button in the User Account Control message.

#### Windows 8

Step 1: To display the Start screen icon from the desktop view, hover the mouse cursor over the bottom-left corner of screen.
Step 2: Right-click the Start screen icon and then click "Device Manager".

Alternatively, press [Windows Key] +[X] to open the Start Menu, and then select Device Manager from the options list.



### 4.3.2 Check the Installation

Check that the PISO-725 Series board is correctly listed in the **Device Manager** window, as illustrated below.



## 5. Board Testing

This chapter provides detailed information about the **"Self-Test"** process, which is used to confirm that the PISO-725 Series board is operating correctly. Before beginning the **"Self-Test"** process, ensure that both the hardware and driver installation procedures are fully completed. For detailed information about the hardware and driver installation, refer to <u>Chapter 3 "Hardware Installation"</u> and <u>Chapter 4 "Software Installation"</u>.

## **5.1 Self-Test Wiring**

The following is a description of how to configure the wiring in order to perform the "Self-Test" procedures for the Digital Input and Relay Output.

Before beginning the "Self-Test" procedure, ensure that the following items are available:

☑ A CA-3710 Cable (Optional, Website: <u>http://www.icpdas.com/products/Accessories/cable/cable\_selection.htm</u>)

 ☑ A DN-37 Terminal Board
 (Optional, Website: <u>http://www.icpdas.com/root/product/solutions/pc\_based\_io\_board/daughter\_boards/dn-37.html</u>)

 An External standard power supply device, such as the DIN-KA52F
 (Optional, Website: <u>http://www.icpdas.com/root/product/solutions/accessories/power\_supply/ka52f.html</u>) **Step 1:** Verify that Jumpers **JA and JB** on PISO-725 Series board are set the **"isolated (default)"** position.

**Note:** The valid DC power input depends on the isolated/non-isolated jumper setting. Refer to the <u>Section 2.4.1</u> <u>"Digital Input (JA/JB Jumper)"</u> for more details.

**Step 2:** Connect the DN-37 to the CON1 connector on PISO-725 Series board using the CA-3710 cable.

Step 3: Connect the NO (0-7) pin to the DIB (0-7) pin.

(Pin 1/4/7/20/23/25/27/10 connects to Pin 30/31/32/33/34/35/36/37)

Step 4: Connect the External Power Supply +24 V to the DIA(0-7) (Pin 12/13/14/15/16/17/18/19).

Step 5: Connect the External Power Supply GND to the COM(0-7) (Pin2/5/8/21/24/26/28/11).



## **5.2 Launch the Test Program**

The following example use UniDAQ driver to perform self-test. If you install the PISO-725 series classic driver, refer to Quick Start Guide of the PISO-725 series

(<u>http://ftp.icpdas.com/pub/cd/iocard/pci/napdos/pci/piso-725/manual/quickstart/classic/</u>) to execute the self-test.

**Step 1:** Double-click the **UniDAQ Utility** software. The UniDAQ Utility will be placed in the **default path "C:\ICPDAS\UniDAQ\Driver"** after completing installation.





Step 2: Confirm that your board has been successfully installed in the Host system. Note that the device number starts from 0.

Step 3: Click the "<u>T</u>EST" button to start the test.

Step 4: Check the results of the Digital Input and Relay Output functions test.

- 1. Click the "Digital Output" tab.
- 2. Select "Port 0" from the "Port Number" drop-down menu.
- 3. Click the DO channels 0, 2, 4 and 6 buttons.



- 4. Click the "Digital Input" tab.
- 5. Select "Port 0" from the "Port Number" drop-down menu.
- 6. The DI indicators will turn red when the corresponding DO channels 0, 2, 4 and 6 are ON.



## 6. I/O Control Register

## **6.1 How to Find the I/O Address**

During the power-on stage, the Plug and Play BIOS will assign an appropriate I/O address to each PISO-725 Series board installed in the system. Each board includes four fixed ID numbers that are used to identify the board, and are indicated below:

Model Name	PISO-725 <rev 1.0="" 2.0="" ~=""></rev>	PISO-725 <rev 2.3=""></rev>	PISO-725U <rev 1.4="" later="" or=""></rev>
Vendor ID	0xE159	0xE159	0xE159
Device ID	0x02	0x01	0x01
Sub Vendor ID	0x80	0xC380	0xC380
Sub Device ID	0x0C	0x00	0x00
Sub-Aux ID	0x00	0x00	0x00

#### Table 6-1:

We provide all necessary functions as following:

- 1. PIO\_DriverInit(&wBoard, wSubVendor, wSubDevice, wSubAux)
- PIO\_GetConfigAddressSpace(wBoardNo,\*wBase,\*wIrq, \*wSubVendor, \*wSubDevice, \*wSubAux, \*wSlotBus, \*wSlotDevice)
- 3. Show\_PIO\_PISO(wSubVendor, wSubDevice, wSubAux)

All functions are defined in PIO.H. Refer to <u>Section 6.3 "The I/O Address Map"</u> for more information. The important driver information is given as follows:

#### Allocated resource information:

wBase: BASE address mapping in this PC wIrg: Allocated IRQ channel number of this board in this PC

#### > **PIO/PISO** identification information:

wSubVendor: subVendor ID of this boardwSubDevice: subDevice ID of this boardwSubAux: set this variable to 0xff for PISO-725

> PC's physical slot information:

**wSlotBus:** hardware slot ID1 in this PC's slot position **wSlotDevice:** hardware slot ID2 in this PC's slot position

#### > PIO\_PISO.EXE Utility for the Windows

The **PIO\_PISO.EXE** utility program will detect and present all information for ICPDAS I/O boards installed in the PC, as shown in the following Figure 6-1. Details of how to identify the PISO-725 Series board of ICPDAS data acquisition boards based on the **Sub-vendor**, **Sub-device** and **Sub-Aux ID** are given in Tables 6-1.

The **PIO\_PISO.EXE** utility can be obtained from the ICP DAS web site. The location of the download addresses are shown below:



🛱 ICP DAS PCI Based I/O Card Uti	ility[Ver 3.0.0.214]	– 🗆 X	
Please select one of th	e device to show the de	tail information.	
S Ven ID Dev ID Su	ıbVen SubDev AUX	BoardName(Versoin)	
0xE159 0x0001 0x	0380 0x0000 0x00	PISO-725 v3 Othe	
Tist Setting		Port I/O Tool	
Function 0:Function ~		Address Value(HEX)	
Show Unknow Device	Write		
- Detail Information	Width Read		
Board Name PISO-725 v3			
System(OS) Vindows 2000 series(x64) Memory I/O Tool			
Bus Information	Locating/Resource -	Address Value(HEX)	
BAR 0 0x00000000	Bus#: 0x05	Write	
BAR 1 0xF6005000	Device#: 0x01	$\bullet$ 8 $\bullet$ 16 $\bullet$ 32 Read	
	Address : UXDUUU		
	IHU#: 19	Driver Switch Tool	
		• UniDAQ Driver/SDK	
		O Classic Driver/SDK	
Savalor	EVIT	Change Driver	

Figure 6-1

User Manual, Ver. 1.7, Sep. 2018, PMH-0000-17 Page: 44

### 6.1.1 PIO\_DriverInit

**PIO\_DriverInit**(&wBoards, wSubVendor,wSubDevice,wSubAux)

wBoards=0 to N	$\rightarrow$	Number of boards found in this PC
wSubVendor	$\rightarrow$	SubVendor ID of board you are seeking
wSubDevice	$\rightarrow$	SubDevice ID of board you are seeking
wSubAux	$\rightarrow$	set to 0xff for PISO-725

This function can detect all PIO/PISO series boards with your system. Implementations are based on the PCI plug and play mechanism-1. It will find all PIO/PISO series boards installed in this system and save all their resource in the library.

#### Sample program 1: find all PISO-725 in this PC



#### • Sample Program 2: find all PIO/PISO in this PC

### 6.1.2 PIO\_GetConfigAddressSpace

PIO\_GetConfigAddressSpace(wBoardNo,\*wBase,\*wIrq,

\*wSubVendor,\*wSubDevice, \*wSubAux, \*wSlotBus,\*wSlotDevice)

wBoardNo=0 to N	$\rightarrow$	Totally N+1 boards found by PIO_DriveInit()
wBase	$\rightarrow$	Base address of the board control word
wlrq	$\rightarrow$	Allocated IRQ channel number of this board
wSubVendor	$\rightarrow$	The subVendor ID of this board
wSubDevice	$\rightarrow$	The subDevice ID of this board
wSubAux	$\rightarrow$	don't care this variable for PISO-725
wSlotBus	$\rightarrow$	hardware slot ID1 of this board
wSlotDevice	$\rightarrow$	hardware slot ID2 of this board

The user can use this function to save resource information of all PIO/PISO boards installed in this system. Then the application program can directly control all functions of the PIO/PISO series board.

#### • Sample program source is given as following:

```
/* step1: detect all PISO-725 cards first
                                                                    */
wSubVendor=0x80; wSubDevice=0x0C; wSubAux=0xff;/*for PISO-725 */
wRetVal=PIO_DriverInit(&wBoards, wSubVendor,wSubDevice,wSubAux);
printf("Threr are %d PISO-725 Cards in this PC\n",wBoards);
 /* step2: save resource of all PISO-725 cards installed in this PC */
for (i=0; i<wBoards; i++)</pre>
   PIO_GetConfigAddressSpace(i,&wBase,&wIrq,&t1,&t2,&t3,&t4,&t5);
   printf("\nCard_%d: wBase=%x, wIrq=%x", i,wBase,wIrq);
  wConfigSpace[i][0]=wBaseAddress; /* save all resource of this card
wConfigSpace[i][1]=wIrq; /* save all resource of this card
                                                                                          */
                                                                                             * /
 /* step3: control the PISO-725 directly */
wBase=wConfigSpace[0][0]; /* get base address the card_0 */
outport(wBase,1); /* enable all D/I/O operation of card_0
                                                                                          * /
wBase=wConfigSpace[1][0]; /* get base address the card_1 */
putport(wBase,1); /* enable all D/I/O operation of card_1 */
outport(wBase,1);
```

### 6.1.3 Show\_PIO\_PISO

Show\_PIO\_PISO(wSubVendor, wSubDevice, wSubAux)

wSubVendor	$\rightarrow$	subVendor ID of board you are seeking
wSubDevice	$\rightarrow$	subDevice ID of board you are seeking
wSubAux	$\rightarrow$	set this variable to 0xff for PISO-725

This function will show a text string for these special subIDs. This text string is the same as defined in PIO.H.

• The demo program is given as following:

## 6.2 The Assignment of I/O Address

The Plug and Play BIOS will assign the proper I/O address to a PIO/PISO series card. If there is only one PIO/PISO board, the user can identify the board as card\_0. If there are two PIO/PISO boards in the system, it is very difficult to identify which board is card\_0. The software driver can support a maximum of 16 boards. Therefore, the user can install 16 PIO/PSIO series cards onto one PC system. The methods used to find and identify card\_0 and card\_1 is demonstrated below.

The simplest way to identify which card is card\_0 is to use wSlotBus and wSlotDevice in the following manner:

Step 1: Remove all PISO-725 Series board from the PC.

- Step 2: Install one PISO-725 Series board into the PC's PCI\_slot1, run PIO\_PISO.EXE. Then record the "wSlotBus1" and "wSlotDevice1" information in the "Locating/Resource" area.
- Step 3: Remove all PISO-725 Series board from the PC.
- **Step 4:** Install one PISO-725 Series board into the PC's PCI\_slot2 and run PIO\_PISO.EXE. Then record the **"wSlotBus1"** and **"wSlotDevice1"** information in the **"Locating/Resource"** area.
- Step 5: Repeat Steps(3) and (4) for every PCI\_slot and record all information from "wSlotBus1" and "wSlotDevice1".

	Locating/F	Resource
PCSPCI SIOI	wSlotBus (Bus#)	wSlotBus (Device#)
Slot_1	0	0x07
Slot_2	0	0x08
Slot_3	0	0x09
Slot_4	0	0x0A
PCI-BRIDGE		
Slot_5	1	0x0A
Slot_6	1	0x08
Slot_7	1	0x09
Slot_8	1	0x07

The records may look similar to the table follows:

Table 6-2

The above procedure will record all the **"wSlotBus"** and **"wSlotBus"** information on a PC. These values will be mapped to this PC's physical slot and this mapping will not be changed for any PIO/PISO cards. Therefore, this information can be used to identify the specified PIO/PISO card by following steps:

Step1: Using the "wSlotBus" and "wSlotDevice" information from Table 6-2.
Step2: Enter the board number into PIO\_GetConfigAddressSpace(...) function to get the information for a specific card, especially the "wSlotBus" and "wSlotDevice" details.
Step3: Identify the specific PIO/PISO card by comparing the data of the "wSlotBus" and "wSlotDevice" from Step1 and Step2.

Note:

Normally the card installed in slot 0 is card0 and the card installed in slot1 is card1 for PIO/PISO series cards.

## 6.3 The I/O Address Map

The I/O address of the PIO/PISO series board is automatically assigned by the main board ROM BIOS. The I/O address can also be re-assigned by the user, but it is strongly recommended that the I/O address is not changed by user. The Plug and Play BIOS will assign an appropriate I/O address to each PIO/PISO series board. The I/O addresses of the PISO-725 Series board are as follows, and are based on the base address of each board.

Address	Read	Write
Wbase+0	RESET\ control register	Same
Wbase+2	Aux control register	Same
Wbase+3	Aux data register	Same
Wbase+5	INT mask control register	Same
Wbase+7	Aux pin status register	Same
Wbase+0x2a	INT polarity control register	Same
Wbase+0xc0	Read Back of DO_0 ~ DO_7 (inverse of DO0 ~ DO7)	DO_0 to DO_7
Wbase+0xc4	DI_0 ~ DI_	N/A
Wbase+0xf0	Read the Card ID	-

The I/O addresses are mapped for PISO-725 Series board, as follows:

#### Note:

Refer to Section 6.1 "How to Find the I/O Address" for more information about wBase.

### 6.3.1 RESET\ Control Register

(Read/Write): wBase+0

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Reserved	RESET\						

When the PC is first powered-on, the RESET\ signal is in Low-state. **This will disable all DI/DO operations.** The user has to set the RESET\ signal to High-state before any DI/DO commands are given.

outportb(wBase,1);	/*	RESET\ = High $\rightarrow$ all DI/DO are enabled now */
outportb(wBase,0);	/*	RESET\ = Low $\rightarrow$ all DI/DO are disabled now */

### **6.3.2 AUX Control Register**

(Read/Write): wBase+2

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Aux7	Aux6	Aux5	Aux4	Aux3	Aux2	Aux1	Aux0

Aux?=0 $\rightarrow$  this Aux is used as a DI Aux?=1 $\rightarrow$  this Aux is used as a DO

When the PC is first powered-on, All Aux? signals are in Low-state. All Aux? are designed as DI for all PIO/PISO series boards, so **don't change this register.** 

### 6.3.3 AUX Data Register

(Read/Write): wBase+3

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Aux7	Aux6	Aux5	Aux4	Aux3	Aux2	Aux1	Aux0

When the Aux? is used as DO, the output state is controlled by this register. This register is designed for future applications, so **don't change this register**.

### 6.3.4 INT Mask Control Register

#### (Read/Write): wBase+5

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
EN7	EN6	EN5	EN4	EN3	EN2	EN1	ENO

EN0/1/2/3/4/5/6/7=0  $\rightarrow$  Disable INT\_CHAN\_0/1/2/3/4/5/6/7 as a interrupt signal (default) EN0/1/2/3/4/5/6/7=1  $\rightarrow$  Enable INT\_CHAN\_0/1/2/3/4/5/6/7 as a interrupt signal

outportb(wBase+5,1);/* enable interrupt of INT_CHAN_0outportb(wBase+5,2);/* enable interrupt of INT_CHAN_1outportb(wBase+5,4);/* enable interrupt of INT_CHAN_2outportb(wBase+5,8);/* enable interrupt of INT_CHAN_3outportb(wBase+5,0x10);/* enable interrupt of INT_CHAN_4outportb(wBase+5,0x20);/* enable interrupt of INT_CHAN_5outportb(wBase+5,0x40);/* enable interrupt of INT_CHAN_6outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7	outportb(wBase+5,0);	<pre>/* disable all interrupts */</pre>	
outportb(wBase+5,2);/* enable interrupt of INT_CHAN_1*,outportb(wBase+5,4);/* enable interrupt of INT_CHAN_2*,outportb(wBase+5,8);/* enable interrupt of INT_CHAN_3*,outportb(wBase+5,0x10);/* enable interrupt of INT_CHAN_4*,outportb(wBase+5,0x20);/* enable interrupt of INT_CHAN_5*,outportb(wBase+5,0x40);/* enable interrupt of INT_CHAN_6*,outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7*,outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7*,outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7*,outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7*,outportb(wBase+5,0xff):/* enable all two channels of interrupt*,	outportb(wBase+5,1);	/* enable interrupt of INT_CHAN_0	*/
outportb(wBase+5,4);/* enable interrupt of INT_CHAN_2*,outportb(wBase+5,8);/* enable interrupt of INT_CHAN_3*,outportb(wBase+5,0x10);/* enable interrupt of INT_CHAN_4*,outportb(wBase+5,0x20);/* enable interrupt of INT_CHAN_5*,outportb(wBase+5,0x40);/* enable interrupt of INT_CHAN_6*,outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7*,outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7*,outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7*,outportb(wBase+5,0xff):/* enable all two channels of interrupt*,	outportb(wBase+5,2);	/* enable interrupt of INT_CHAN_1	*/
outportb(wBase+5,8);/* enable interrupt of INT_CHAN_3*,outportb(wBase+5,0x10);/* enable interrupt of INT_CHAN_4*,outportb(wBase+5,0x20);/* enable interrupt of INT_CHAN_5*,outportb(wBase+5,0x40);/* enable interrupt of INT_CHAN_6*,outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7*,outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7*,outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7*,outportb(wBase+5,0xff):/* enable all two channels of interrupt*,	outportb(wBase+5,4);	/* enable interrupt of INT_CHAN_2	*/
outportb(wBase+5,0x10);/* enable interrupt of INT_CHAN_4*/outportb(wBase+5,0x20);/* enable interrupt of INT_CHAN_5*/outportb(wBase+5,0x40);/* enable interrupt of INT_CHAN_6*/outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7*/outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7*/outportb(wBase+5,0xff):/* enable all two channels of interrupt*/	outportb(wBase+5,8);	/* enable interrupt of INT_CHAN_3	*/
outportb(wBase+5,0x20);/* enable interrupt of INT_CHAN_5*/outportb(wBase+5,0x40);/* enable interrupt of INT_CHAN_6*/outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7*/outportb(wBase+5,0xff):/* enable all two channels of interrupt*/	outportb(wBase+5,0x10);	/* enable interrupt of INT_CHAN_4	*/
outportb(wBase+5,0x40);/* enable interrupt of INT_CHAN_6*/outportb(wBase+5,0x80);/* enable interrupt of INT_CHAN_7*/outportb(wBase+5.0xff):/* enable all two channels of interrupt*/	outportb(wBase+5,0x20);	/* enable interrupt of INT_CHAN_5	*/
<pre>outportb(wBase+5,0x80);</pre>	outportb(wBase+5,0x40);	/* enable interrupt of INT_CHAN_6	*/
outportb(wBase+5.0xff): /* enable all two channels of interrupt */	outportb(wBase+5,0x80);	/* enable interrupt of INT_CHAN_7	*/
	outportb(wBase+5,0xff);	/* enable all two channels of interrupt	*/

Refer to the following DOS demo program for more information:

- DEMO3.C  $\rightarrow$  for INT\_CHAN\_0 only (initial high state)
- DEMO4.C  $\rightarrow$  for INT\_CHAN\_0 only (initial low state)
- DEMO5.C  $\rightarrow$  for multi-channel interrupt source

### 6.3.5 AUX Status Register

#### (Read/Write): wBase+7

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Aux7	Aux6	Aux5	Aux4	Aux3	Aux2	Aux1	Aux0

**Aux0=INT\_CHAN\_0, Aux1=INT\_CHAN\_1, ...., Aux7=INT\_CHAN\_7.** The Aux0~7 are used as interrupt sources. The interrupt service routine has to read this register for interrupt source identification. Refer to <u>Section 2.7 "Interrupt Operation"</u> for more information.

### 6.3.6 Interrupt Polarity Control Register

(Read/Write): wBase+0x2A

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
INV7	INV6	INV5	INV4	INV3	INV2	INV1	INV0

 $INV0/1/2/3/4/5/6/7=0 \rightarrow$  select the **invert signal** from INT\_CHAN\_0/1/2/3/4/5/6/7  $INV0/1/2/3/4/5/6/7=1 \rightarrow$  select the **non-invert signal** from INT\_CHAN\_0/1/2/3/4/5/6/7

outportb(wBase+0x2a,0);	/*select the invert input from all 8 channels */
outportb(wBase+0x2a,0x3);	/* select the non-invert input from all 8 channels */

outportb(wBase+0x2a,0x2);

/\* select the inverted input of INT\_CHAN\_0/2/3/4/5/6/7 \*/
/\* select the non-inverted input of INT\_CHAN\_1 \*/

Refer to <u>Section 2.7 "Interrupt Operation"</u> for more information. Refer to DOS <u>DEMO3.C</u>, <u>DEMO4.C</u>, <u>DEMO5.C</u> and <u>DEMO6.C</u> programs for more information.

### 6.3.7 I/O Data Register

(Write): wBase+0xC0  $\rightarrow$  write to DO0 to DO7

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
DO7	DO6	DO5	DO4	DO3	DO2	DO1	DO0

outportb(wBase+0xc0,0xff);

/\* write 0xff to DO0~DO7 \*/

(Read): wBase+0xC0  $\rightarrow$  DO0 to DO7 read back (inverse)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
!DO7	!DO6	!DO5	!DO4	!DO3	!DO2	!DO1	!DO0

DoReadBack=inportb(wBase+0xc0) ^ **0xff**; /\* DO0~DO7 read back \*/

#### Note

The read back data is inversed of DO0 to DO7. So the software driver has to inverse the data again to get the original DO0 to DO7.

#### (Read): wBase+0xC4 $\rightarrow$ read DI0 to DI7

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
DI7	DI6	DI5	DI4	DI3	DI2	DI1	D10

DI=inportb(wBase+0xc4); /\* read DI0~DI7 \*/

### 6.3.8 Read Card ID

#### (Read): wBase+0xf0 $\rightarrow$ read card ID

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
0	0	0	0	ID3	ID2	ID1	ID0

CardID = inportb(wBase+0xF0); /\* read Card ID \*/

Note:

The PISO-725U supports the Card ID function.

## 7. Demo Program

PISO-725 Series board provides Digital Input and Relay Output demo, etc. programs, together with the source code for the library, that can be used in either a Windows or a DOS environment, based on a variety of programming languages, including TC (DOS), Borland C++, Delphi, Visual Basic, Visual C, VB.NET 2005, and C#.NET2005, etc. (Windows).

Sample Program	UniDAQ SDK/Driver	PISO-725 Series Class Driver	DOS
ТС	-	-	$\checkmark$
BC	-	-	-
MSC	-	-	_
Borland C++ Builder 4	-	✓	-
Borland C++ Builder 6			-
Delphi 4	-	✓	-
Delphi 6	✓	-	-
Visual Basic 6	✓	✓	-
Visual C <sup>++</sup> 6	✓	✓	-
VB.NET 2005 (32-bit)	✓	✓	-
VB.NET 2005 (64-bit)	✓	-	-
C#.NET 2005 (32-bit)	✓	$\checkmark$	-
C#.NET 2005 (64-bit)	✓	-	-
VC.NET 2005 (32-bit)	$\checkmark$	-	-
VC.NET 2005 (64-bit)	$\checkmark$	-	-
MATLAB	✓	-	-
LabVIEW	$\checkmark$	$\checkmark$	_

Detailed information about the demo programs is provided below.

## **Appendix: Daughter Board**

### A1. DB-37

The DB-37 is a general purpose daughter board for D-sub 37 pins. It is designed for easy wire connection via pin-to-pin.



### A2. DN-37

The DN-37 is a general purpose daughter board for DB-37 pins with DIN-Rail Mountings. They are also designed for easy wire connection via pin-to-pin.



User Manual, Ver. 1.7, Sep. 2018, PMH-0000-17 Page: 57